Physical origin and characteristics of gate capacitance in silicon metal-oxide-semiconductor field-effect transistors
Simulation of electrical characteristics in negative capacitance surrounding-gate ferroelectric field-effect transistors
Recently, as the single-gate CMOS downscaling is approaching its limit imposed by gate oxide tunneling, a lot of new structures such as double-gate (DG), triple-gate, quadruple-gate, P-gate, X-gate, and surrounding gate (SG) metal-oxide-semiconductor field-effect transistors (MOSFETs) are becoming intense research subjects because of their better gate control ability and scaling potential. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] Among these advanced structures, the cylindrical surrounding-gate field-effect transistor is appearing as one of the most promising candidates for sub-45-nm technology nodes, due to its maximum and excellent gate control of the channel charge in the silicon film and zero corner effect, thus making the most possible reduction in short-channel effects. [3] [4] [5] It is wellknown that conventional FETs require a change in the channel potential of at least 60 mV at room temperature (RT) to induce a change in the current by a factor of 10. This minimum subthreshold slope S puts a fundamental lower limit on the operating voltage and hence the power dissipation in standard FET-based switches. Recently, Salahuddin and Datta 12 suggested that the limit of 60 mV/dec can be reduced by replacing the conventional insulator in FETs with a ferroelectric insulator to form the so-called FeFETs. The underlying idea consists of exploiting the negative capacitance (NC) of the ferroelectric material, which has been proved to be a way of improving the subthreshold characteristics of the FET. [13] [14] [15] [16] Particularly, among these studies, the S-shape negative capacitance polarization loop in the FeFET was experimentally confirmed by Salvatore et al. 16 Based on this idea, in this paper we extend it to the SG structure MOS-FET and replace the traditional oxide with the ferroelectric material to form the SG-MFS (metal-ferroelectric-semiconductor)-FET, which is shown in Fig. 1(a) . The electrical characteristics including silicon surface potential amplification (w s À V g ), gate capacitance versus gate voltage (C g À V g ), transfer (I ds À V g ) and output characteristic (I ds À V ds ) of the SG-MFS-FET will be investigated in detail.
Considering an undoped MFS-FET with a symmetric SG geometry as shown in Fig. 1(b) and following previous studies, 4-6 the Poisson's equation with only the mobile charge term included in the cylindrical SG-MFS-FET can be expressed as
where d ¼ q 2 n i =ðkTe s Þ, q is the electronic charge, n i is the intrinsic carrier concentration, e s is the permittivity of silicon, wðrÞ is the electrostatic potential, and V is the electron quasi-Fermi potential. Solving Eq. (1), the electrostatic potential wðrÞ in the semiconductor can be written as 4 wðrÞ
The constant B is related to the surface potential w s through the boundary condition that is given as follows:
where C f is the capacitance of the ferroelectric and Du is the work function difference between the gate electrode and the semiconductor. According to the Landau-Khalatnikov (LK) theory, for a nonlinear ferroelectric capacitor, the relationship between the energy (U) and ferroelectric polarization (P) can be expressed as 17-19 a) Electronic mail: mhtang@xtu.edu.cn. Tel.: þ86-731-58292200. Fax: þ86-731-58292468. 
where
is the Gibb's free energy given by the sum of the anisotropy energy and the energy due to the external field E ext , and P is the polarization charge per unit area, a, b, and c are material dependent constants. It should be noted that Eq. (5) is a power-law expansion and an approximation of the energy due to the external field E ext . It is valid as the fundamental in the present work. The coefficient a is negative only up to the Curie temperature (T c ) for a ferroelectric capacitor. 15, 20 For simplicity, we consider the steady-state polarization and set dP=dt ¼ 0 here. From Eqs. (4) and (5), one can obtain the external field
This equation can be further expressed as
Here, V f and t f represent the voltage drop and thickness of ferroelectric, respectively. The electric displacement or charge per unit area can be expressed as Q ¼ P þ e 0 E % P, 12, 21 because the polarization in a ferroelectric is much larger than e 0 E. Thus, the charge-voltage relationship for the gate ferroelectric is
The coefficients a 0 , b 0 , and c 0 are dependent on the specific ferroelectric material by the following relationship 10 , and c ¼ 0 (SI units) at RT conditions. 20 From Eq. (8), the capacitance of the ferroelectric can be written as
which is indeed negative in a certain range of gate voltage as shown in Fig. 1(c) . From Gauss's law, the total mobile charge per unit gate area can be determined using Q ¼ e Si ðdw=dxÞj r¼R , which is equal to Q 0 ð1 À bÞ=b, where Q 0 ¼ ð4e Si =RÞðkT=qÞ, and b ¼ 1 þ BR 2 . Substituting Eq. (9) into Eq. (3) leads to the following charge control model
For a given V g , Q can be solved from Eq. (10) as a function of V. Along the channel direction (y), V and Q vary from the source to the drain. The drain current can be calculated by assuming the gradual channel approximation from
Writing dV as a function of Q and dQ in Eq. (11), and integrating between Q s and Q d , which is corresponding to the cases of V ¼ 0 and V ¼ V ds , we obtain the drain current analytically as follows:
As expected, Eqs. (10) and (12) reduce to the expression for a SG MOSFET after the identification that a 0 ¼ 1=C ox and b 0 ¼ c 0 ¼ 0, where C ox ¼ e ox =½Rlnð1 þ t ox =RÞ is the oxide capacitance. In order to compute I ds , we define the following two functions representing the right-hand side (RHS) of Eqs. (10) and (12), respectively 
For the given V g and V ds , Q s and Q d are calculated by Newton-Gauss method from the conditions
According to Eqs. (10)-(15), the drain current I ds / ½gðQ s Þ ÀgðQ d Þ can be easily computed. Let us first examine the step-up conversion capability of the analyzed SG-FET. Fig. 2 shows the relationship of w s and V g for several thicknesses of ferroelectric thin film (t f ) at RT, where R has been assumed to be 10 nm, and Du ¼ 0 eV. Generally, thicker ferroelectric thin films give rise to hysteretic behavior. 12, 21 When reducing t f , hysteresis disappears and voltage amplification (G ¼ @w s =@V g ) 1) can be reached. However, when t f reduces to a certain value, the step-up conversion capability will vanish, which is shown in the inset of Fig. 2 . So, an important part of the device design is to tune t f properly. Generally, there are two simple methods to experimentally observe the NC effect in MFS structures. One is to measure the capacitance of the gate stack and a peak in the C-V curve is the signature of the negative capacitance. In Fig. 3 , the peaked C g -V g characteristic indicates a large gain. For comparison, the C g -V g curve of an equivalent SG-metalinsulator-semiconductor (MIS)-FET where C ox ¼ 1=ja 0 j is also presented. The other is to measure the transfer characteristics (I ds -V g ) curve and to calculate the subthreshold swing (S), which can often be expressed by 12, 13 
In order to investigate the mechanism how the step-up conversion capability used to obtain steeper subthreshold characteristics, we plotted the transfer characteristic in Fig. 4 for both the SG-MFS-FET and the equivalent SG-MIS-FET at RT, where a channel length L ¼ 1lm, a uniform voltage drop (V ds ) of 1.0 V between the source and the drain, and an effective mobility l ¼ 300 cm 2 =Vs were assumed. The work function difference was kept at Du ¼ À0:24 eV. 21 Note that the ferroelectric thickness that maximizes G has been found to be t f ¼ 20 nm in the SG-MFS structure. In the gate voltage region from zero to subthreshold voltage (about 0.36 V), the average subthreshold swing (S av ) for the SG-MFS-FET is about 62.5 mV/dec, which is smaller than that of the equivalent SG-MIS-FET (71.4 mV/dec). In other word, if we define the same ON-state current for these two FETs, the operating voltage needed for the SG-MFS-FET is smaller than that of the SG-MIS-FET. These properties come from the ferroelectric negative capacitance effect which results in a sharp increase of current in the subthreshold region where the point subthreshold swing is smaller than 60 mV/dec. From the inset of Fig. 4 , one can note that above the gate voltage of about 0.36 V, there is a sharp increase in the transconductance versus gate voltage characteristic, corresponding to the subthreshold region where S < 60 mV/dec. The sharp increase in the transconductance indicated that the electrostatic control of the gate electrode over the channel of a FET can be enhanced, which provides a new method for steeper subthreshold and fast switching transistors exhibiting small subthreshold swing (S < 60 mV/dec).
It should be noted that in our calculation the interfacial effect which may result from the ferroelectric-electrode or ferroelectric-semiconductor interface was neglected. These interface layers to some extent impose a limitation to the NC effect. 22 It is also worth to mention that small effects of the interface on the polarization may yield unacceptably large variations device-to-device or even within a device. But they do not affect the universality of our calculated results. Figure 5 illustrates the output characteristics of both the SG-MFS-FET and the SG-MIS-FET. One can clearly see that the saturated output current of the SG-MFS-FET is about three times bigger than that of the SG-MIS-FET, for the three cases with different gate voltages 0.5, 0.8, and 1.0 V. This phenomenon can be understood like this. In a range of gate voltage, the gate capacitance C g of the SG-MFS-FET is bigger than that of the equivalent SG-MIS-FET, which can be seen from Fig. 3 . For a given V g , the charge through the channel from source to drain is proportional to the gate capacitance (Q ¼ C g V g ). Thus, the output current of the SG-MFS-FET is bigger than that of the equivalent SG-MIS-FET. This characteristic is very useful for the realization of low voltage and low power operation of FETs.
In summary, the electrical characteristics of the cylindrical SG-MFS-FET including w s À V g , C g À V g , I ds À V g, and I ds À V ds were theoretically investigated based on the LK theory, Poisson's equation, and current continuity equation. The derived results indicated that the NC-SG-MFS-FET appears superior electrical properties compared with that of the traditional SG-MIS-FET, such as better electrostatic control of the gate electrode over the channel, smaller subthreshold swing (S < 60 mV/dec), and much higher value of I ON . It is expected that this investigation may provide some insight into the design and performance improvement for the fast switching and low power dissipation applications of ferroelectric FETs. 
